Skip to content
There is a more recent version of this academic item available.

Overview

Interfacing with the analogue world; Digital-to-Analogue conversion; Analogue-to-Digital conversion. Synchronous system design; Practical timing constraints when implementing digital logic circuits, Signal conditioning, buffers/latches, buses, Operation of standard TTL, ECL and CMOS devices; Interfacing digital circuits from different logic families, Introduction to VHDL, C programming language for embedded processor development, Microprocessor … For more content click the Read More button below.

Conditions for Enrolment

Pre: ZEIT1208

Course Outline

To access course outline please visit below link (Please note that access to UNSW Canberra course outlines requires VPN):
ZEIT2208 Course Outline

Fees

TypeAmount
Commonwealth Supported Students (if applicable)$N/A
Domestic Students$N/A
International Students$N/A

Disclaimer

Where a fee is displayed as “Not Applicable”, including some Work Experience and UNSW Canberra courses, please contact the relevant Faculty for any enquiry.

Note that the University reserves the right to vary student fees in line with relevant legislation. The fee information is provided as a guide and more specific information about fees, including policy, can be found here.

Commonwealth Supported Students:

Please refer to the information about new Student Contribution band classifications. Note that grandfathering arrangements are applicable for some cohorts of students, and other special arrangements apply for a limited number of programs. The Field of Education displayed on the right-hand side of this page may be applicable in understanding which fee rate will apply to you.

Where a Commonwealth Supported fee is displayed it does not guarantee that such places are available.

Pre-2019 Handbook Editions

Access past handbook editions (2018 and prior)
Pre-2019 Handbook Editions